Abstract: Sample-time error between channels degrades resolution of time-interleaved analog-to-digital converters (TIADCs). A calibration method implemented in mixed circuits with low-complexity and fast-convergence is proposed in this paper. The algorithm for detecting sample-time error, which is widely applied to wide-sense stationary input signals, is based on correlation. The detected sample-time error is corrected by a voltage-controlled sampling switch. Experimental result of a 2-channel 200-MS/s 14-bit TIADC shows that the signal-to-noise-and-distortion ratio improves 19.1 dB, and the spurious-free dynamic range improves 34.6 dB for a 70.12-MHz input after calibration. The convergence time of the calibration is about 20000 sampling intervals.
Introduction
Analog-to-digital converter (ADC) is a critical part in modern signal processing systems which have been applied to communication systems, radars, testing equipment, etc. However, with the growth of the operation rate in digital signal processing circuits, the ADC becomes a bottleneck in the system since there is usually a tradeoff between sampling rate and resolution. A time-interleaved ADC (TIADC) is an effective solution for increasing the sampling rate while keeping a high resolution.
An ideal time-interleaved ADC consists of M identical channel-ADCs with the same DC offset, conversion gain and precisely equal-distributed sampling instants. Unfortunately, due to the practical implementation constraints in the fabrication process, some non-ideality such as offset mismatch, gain mismatch and sample-time error between channels degrades the overall resolution [1] . To maintain the ADC's performance, calibration for these mismatches should be carried out. It is more challenging to calibrate sample-time error, since the error cannot be detected through simple statistic estimation which proves efficient in correcting offset mismatch and gain mismatch [2] .
Generally, a calibration technique for sample-time error is composed of two processes, detection and correction. The main techniques for detection are classified as foreground and background. A test input signal with specially required calibration phase can estimate the timing mismatch from the resulting ADC output [3] . This method applied in foreground stops the ADC during calibration. Besides, foreground detection cannot track possible drifts in timing mismatch due to temperature or voltage variations. Background methods are preferred as they can realize real-time measurement without interrupting ADC conversion process. Most background detection techniques are performed in two ways, spectral transformation and signal statistics. Over-sampling techniques and Hilbert filters were used to transform the image caused by timing mismatch to DC component in frequency domain for skew estimation [4] . But this method suffers aliasing problem when applied to multi-channel cases and wide-band input signals. Alternatives based on statistics relax the constraints on input bandwidth [5] . But they ask for additional channel or need huge additional digital circuits.
As for correction, there are two main methods. One is to remove the sample-time error through extra complex digital process such as adaptive filter and blind equalization [6] . Another approach is to adjust the sampling clock delay path through digital-controlled delay element (DCDE) [5] which might worsen random jitter in clock path. This paper presents a mixed background technique to compensate sample-time error in TIADCs with low-complexity circuits and fastconvergence time. The proposed digital detection method for timing skew is based on correlation, which applies to wide-sense stationary signals. In addition, a voltage-controlled sampling switch implemented in the calibrated channel is used to correct the timing skew. The sampling switch does not add additional jitter and performs a good linearity with a big tuning range compared to traditional DCDE [5] . This calibration technique does not ask for extra calibration channel or high-performance digital elements as well.
2 Sample-time error in TIADC Fig. 1 shows a behavioral model of one channel-ADC in an M-channel TIADC system with sample-time error. In this system, each channel-ADC operates at a sampling interval of MT s with channel clocks ck 1 , ck 2 … ck M respectively. During conversion process, channel ADCl (l=1, 2 … M) samples the analog input x(t) at times (kM+l)T s and converts the analog signal to digital data by multiplying a conversion gain of G. The digital data from M channels is then combined by a digital multiplexer and output in series at a frequency of 1/T s . Thus, the time-interleaved architecture is an effective way to implement high-sampling-rate ADC with relatively lowspeed circuit.
However, the overall performance is sensitive to the sample-time error between channels. In previous works, the measurement result showed that the sample-time error may deteriorate the SFDR by 10 dB or even more [7] . The sample-time error is composed of two parts, clock jitter and timing skew mismatch. Clock jitter derives from inevitable thermal noise from devices, while the timing skew mismatch arises from misalignment of different clock generating circuits and transmission path between channels. In Fig. 1 , ideal channel clocks plotted by solid lines are divided from a multiphase clock generator with an equal phase difference of T s . However, in actual cases, ck l shifts to dashed line mainly due to the corresponding timing skew τ l . The timing skew introduce a sample-time shift to the input x(t) and induce undesired spurious peaks in the frequency domain.
To analysis the timing skew effects on spectrum, we construct the output of an M-channel TIADC system by the behavioral model of channelADCs. The output y(t) can be described by
where δ(t) is the Dirac delta function. Supposing x(t)=sin(ω in t), we write the Fourier transform of y(t) as 
ω s denotes the overall sampling rate of the TIADC and equals to 2π/T s . The Fourier transform shows that some additional spurious peaks are centered at ±ω in + kω s /M in the case of timing skew. Given that the thermal noise and harmonics of ADC do not exist in Eq. (2), an estimation of total image distortion (TID) in TIADC is introduced here. TID is expressed as a ratio of signal power P S to image power P τ which is due exclusively to skew mismatch
where
For example, in a two-channel 14-bit 200-MS/s time-interleaved ADC system, the skew images locating at ±ω in + ω s /2 cause a TID of
The acceptable TID should be bounded by the highest harmonic. From Eq. (6), if TID > 80 dB, the timing skew mismatch has to be calibrated to 0.32 picoseconds.
3 Correlation-based skew detection Fig. 2 illustrates the architecture proposed to compensate the sample-time error in M-channel ADCs. Channel 1 is assumed to be the reference channel and its corresponding timing skew τ 1 needs not to be adjusted. Digital outputs from channel ADCs are imported into the correlation-based skew detector (CBSD). CBSD in channel i (2 i M) carries out timing skew detection and feeds a digital control word d i (k) to a digital-to-analog converter (DAC). Then an analog voltage V ctri is generated by the DAC to adjust the timing skew of channel i through a voltage-controlled sampling switch (VCSS) in SHA i . The analog input signal x(t) sampled by SHAs is assumed to have the following characteristics: 1) x(t) is wide-sense stationary (WSS) signal, i.e. IEICE Electronics Express, Vol.10, No.24, 1-11
where E{•} denotes the mean value and m x is a constant. Autocorrelation function in Eq. (8) is the mean product of x(t) at times t 1 and t 2 , where the function R x (|t 1 À t 2 |) depends only on t 1 À t 2 and not on t 1 and t 2 individually.
2) The input signal coincides with Nyquist theorem that the TIADC samples at twice greater frequency than the highest signal frequency fed to it. The digital sequences from ADC mÀ1 , ADC m and ADC m+1 with the same conversion gain G are given by
where t 0 is the initial sampling phase. The timing error function of channel m (2 m MÀ1), labeled as F τ,m , can be expressed as the cross-correlation of sequences from ADC m and ADC mÀ1 subtracting the cross-correlation of sequences from ADC m and ADC m+1 :
Substituting Eq. (9), Eq. (10) and Eq. (11) into Eq. (12), F τ,m can be written as the subtraction of two autocorrelation functions of x(t):
Since the difference between the timing skews is a pretty small amount compared to the sampling interval T s , Eq. (13) can be simplified to:
where R x '(•) is the derivative function of R x (•). The timing error function of channel M can be expressed as the cross-correlation of sequences from ADC M and ADC MÀ1 subtracting the cross-correlation of sequences from 
ADC M and the reference ADC 1 , so we have:
where 2 i M. For a stationary random process x(t), its autocorrelation function R x (t) is the reverse Fourier transform of power spectral density S x (f), according to Wiener-Khinchin theorem.
Since x(t) has limited bandwidth, R x (t) can be written as
where f c is the cut-off frequency of x(t). Using Euler's formula, the derivative function of R x (t) can be expressed as
Since S x (f) is an even function concerning f,
Applying the mean value theorem of integrals to the above equation gives
Using t=T s , the derivative function of R x (t) at times T s can be written as
Since the cut-off frequency f c is not larger than f s /2, the item 2πξsin(2πξT s ) in Eq. (21) is a positive value. As the power spectral density S x (f) is a realvalued function, the integral of S x (f) is positive. Therefore, R x '(T s )<0. Back to Eq. (15), the sign of τ i À (τ iÀ1 + τ i+1 mod M ) / 2 can be detected from F τ,i since G 2 R x '(T s ) is always negative. Thus, the sign of skew mismatch between adjacent channels can be detected by calculating the cross-correlation of output sequences. Then we can adjust τ i to the opposite direction until F τ,i turns to zero. Fig. 3 shows the scheme for CBSD. F τ,i (k) is passed through an IIR lowpass filter block, AVG, and multiplied by a positive constant μ which determines the calibration step. Steps are added with an accumulator to generate the digital control word d i (k) for adjusting τ i through VCSS. The calibration process of τ i can be roughly expressed as
τ i (k) is adjusted towards (τ iÀ1 (k) + τ i+1 mod M (k)) / 2 and the difference between them is minimized when F τ,i (k) converges to zero. When all the other timing skews from τ 2 to τ M converge to the average of the timing skews in their two adjacent channels, they are corrected to the reference skew τ 1 as well. Then the sample-time error is eliminated. Fig. 4 shows an equivalent negative feedback loop of the proposed calibration system in channel i. τ ei (k) is defined as the difference of timing skews between ADC i and its adjacent channels, i.e., τ ei (k) = τ i (k) À (τ iÀ1 (k) + τ i+1 mod M (k))/2. τ cali (k) denotes the calibrated amount of timing skew of channel i, and τ resi (k) is the remaining difference of skews after calibration and equals to τ ei (k) + τ cali (k). The z transform of τ cali (k) and τ ei (k) are T cali (z) and T ei (z) respectively, which can be related by T cali (z) = H(z)T ei (z). Here the system transfer function H(z) is written as
where K CBS = 2G 2 R x '(T s ) is a negative coefficient from Eq. (21) and K VCSS is a positive coefficient decided by the implementation of voltage-controlled sampling switch.
From Eq. (23), the negative feedback loop is stable as long as
As mentioned in the previous section, K CBS is negative, while μ and K VCSS are positive. Thus, the feedback loop always conforms to the condition of stability. The calibration step τ stepi (k) in channel i is given by
τ stepi (k) has a linear relationship with τ resi (k), which helps to speed up the convergence at the beginning of the calibration when τ resi (k) is large and shorten the step at the end of the calibration when τ resi (k) is small. K CBS varies with the bandwidth of x(t). Typically, K CBS is larger for widebandwidth signal, while smaller for narrow-bandwidth signal. Therefore, the calibration converges faster when the input signal has a wide bandwidth. The selection of μ is based on the trade-off between convergence speed and step precision.
Voltage-controlled skew compensation
To compensate the detected skew, a delay variable bottom-plate sampling switch is utilized. The switch is based on the conventional bootstrapped sampling switch, but its delay is controlled by a control voltage [8] .
Compared to other variable delay mechanism, the proposed switch shows a good performance of linearity and jitter performance. Fig. 5 (a) shows the voltage-controlled sampling switch S samp in the SHA of the calibrated channel i. The switch works as common bottom-plate sampling switches do. However, it has an additional pin of V ctri to control the sampling instance. Fig. 5 (b) illustrates the way V ctri controls the actual sampling time of SHA i . During hold phase, when ckn i is high, the capacitor C b is charged nearly to V dd and V boost is connected to Gnd. During sample phase, when ck i goes high, C b is connected to V ctri , which makes V boost reach V dd + V ctri . V boost is high enough to let M 1 on. When the next hold phase comes, V boost starts to decrease. Once V boost À V cm decreases to the threshold voltage V th , M 1 turns off and the voltage on C S is sampled. Thus the moment V boost decreases to V th + V cm determines the actual sampling time.
As shown in Fig. 6 (a) , the discharge rate and the beginning of the falling edge of V boost are independent of V ctri . The moment when V boost goes below V cm + V th can be controlled by V ctri . Different control voltage leads 
where W and L are the effective gate sizes, C ox is the specific oxide capacitance, and V TH is the threshold voltage. The charge injection to both sides is equal since the fully differential circuit is well symmetric. So it only influences the common-mode voltage. The signal is differential, so the common-mode terms are not very important and will not influence the calibration process. After the calibration process is converged, the V boost is settled to a certain value with a slight variation. The tiny size of the variation ensures the remaining timing skew is small enough. In this case, a 0.1 ps timing skew corresponds to a 2 mV variation of V boost , so the charge injection is stable. The stable and equal charge injection on both sides is well rejected by the fully differential operation then.
Experimental results
To evaluate the proposed calibration technique, a prototype with two 14-bit 100 MS/s pipelined channel-ADCs was designed and fabricated in a 0.18 μm CMOS process. Fig. 7 shows the block diagram of a two-channel time-interleaved ADC system. The offset and gain error is calibrated on chip before the sample-time error calibration. The system with modified sampling circuits and background gain and offset calibration has been implemented on chip, while the correlation-based skew detection machine has been implemented on a Xilinx Virtex-4 field programmable gate array (FPGA). A commercial DAC (AD768) from Analog Devices Inc. has been employed to convert digital control word from FPGA to analog signal V ctr2 .
The DAC works at 10 MHz with a 12-bit static resolution. The channel-ADC is based on the work in [9] . The die photo of the prototype TIADC is shown in Fig. 8 . Fig . 9 shows the spectra of the ADC system's output before and after sample-time error calibration. The input sinusoidal signal with a frequency of 70.12 MHz is sampled by the ADC system at 200 MS/s. Without calibration, the image locating at 29.88 MHz is about À47 dB. An estimated timing skew is 20.8 ps from Eq. (6) assuming that the gain mismatch has been removed. After calibration, the image is reduced to À90.76 dB which is lower than the highest harmonic. The remaining timing skew is about 0.13 ps.
The SNDR and SFDR of TIADC system versus input frequency is shown in Fig. 10 (a) . When the frequency grows, SFDR and SNDR are more affected from the remaining sample-time error. The TIADC achieves an SNDR of 65.9 dB, and an SFDR of 81.42 dB at 70.12 MHz after calibration. Fig. 10 (b) shows the fast convergence of digital control word in the purposed calibration method. In this case, μ = 2 À12 and the input signal is set to be a sinusoidal wave with different frequency. The convergence time is about 20000 T s . In Fig. 10 (b) , the curves are zoomed in to demonstrate the convergence values, where the control word fluctuates around a certain value with slight swing range. The swing range can be equivalent to a jitter of approximately 0.1 ps. The mean value of the control word after convergence is a little different for various input frequency, which is mainly due to the slight bandwidth mismatch in voltage-controlled sampling switch.
Conclusion
This paper describes a mixed background calibration technique to overcome the effect of sample-time error. The digital circuits for detection extract sample-time error from timing error functions based on the correlation of WSS signals. The correction is performed by a voltagecontrolled sampling switch with a good linearity and low jitter. A twochannel TIADC with the purposed algorithm and circuit is tested to prove the effectiveness. 
